Gigue: A JIT Code Binary Generator for Hardware Testing

التفاصيل البيبلوغرافية
العنوان: Gigue: A JIT Code Binary Generator for Hardware Testing
المؤلفون: Ducasse, Quentin, Cotret, Pascal, Lagadec, Loïc
المساهمون: École Nationale Supérieure de Techniques Avancées Bretagne (ENSTA Bretagne), Equipe Hardware ARchitectures and CAD tools (Lab-STICC_ARCAD), Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance (Lab-STICC), École Nationale d'Ingénieurs de Brest (ENIB)-Université de Bretagne Sud (UBS)-Université de Brest (UBO)-École Nationale Supérieure de Techniques Avancées Bretagne (ENSTA Bretagne)-Institut Mines-Télécom Paris (IMT)-Centre National de la Recherche Scientifique (CNRS)-Université Bretagne Loire (UBL)-IMT Atlantique (IMT Atlantique), Institut Mines-Télécom Paris (IMT)-École Nationale d'Ingénieurs de Brest (ENIB)-Université de Bretagne Sud (UBS)-Université de Brest (UBO)-École Nationale Supérieure de Techniques Avancées Bretagne (ENSTA Bretagne)-Institut Mines-Télécom Paris (IMT)-Centre National de la Recherche Scientifique (CNRS)-Université Bretagne Loire (UBL)-IMT Atlantique (IMT Atlantique), Institut Mines-Télécom Paris (IMT)
المصدر: 15th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages (VMIL ’23)
VMIL
https://hal.science/hal-04469651Test
VMIL, Oct 2023, Cascais, Portugal. ⟨10.1145/3623507.3623553⟩
بيانات النشر: HAL CCSD
سنة النشر: 2023
المجموعة: Université de Bretagne Occidentale: HAL
مصطلحات موضوعية: JIT Compilation, RISC-V, Hardware Development, [INFO.INFO-SE]Computer Science [cs]/Software Engineering [cs.SE]
جغرافية الموضوع: Cascais, Portugal
الوصف: National audience ; Just-in-time compilers are the main virtual machine components responsible for performance. They recompile frequently used source code to machine code directly, avoiding the slower interpretation path. Hardware acceleration and performant security primitives would benefit the generated JIT code directly and increase the adoption of hardware-enforced primitives in a high-level execution component.The RISC-V instruction set architecture presents extension capabilities to design and integrate custom instructions. It is available as open-source and several capable open-source cores coexist, usable for prototyping. Testing JIT-compiler-specific instruction extensions would require extending the JIT compiler itself, other VM components, the underlying operating system, and the hardware implementation. As the cost of hardware prototyping is already high, a lightweight representation of the JIT compiler code region in memory would ease prototyping and implementation of new solutions.In this work, we present Gigue, a binary generator that outputs bare-metal executable code, representing a JIT code region snapshot composed of randomly filled methods. Its main goal is to speed up hardware extension prototyping by defining JIT-centered workloads over the newly defined instructions. It is modular and heavily configurable to qualify different JIT code regions' implementations from VMs and different running applications. We show how the generated binaries can be extended with three custom extensions, whose execution is guaranteed by Gigue's testing framework. We also present different application case generation and execution on top of a fully-featured RISC-V core.
نوع الوثيقة: conference object
اللغة: English
العلاقة: hal-04469651; https://hal.science/hal-04469651Test; https://hal.science/hal-04469651/documentTest; https://hal.science/hal-04469651/file/Gigue%20a%20JIT%20Code%20Binary%20Generator%20for%20Hardware%20Testing.pdfTest
DOI: 10.1145/3623507.3623553
الإتاحة: https://doi.org/10.1145/3623507.3623553Test
https://hal.science/hal-04469651Test
https://hal.science/hal-04469651/documentTest
https://hal.science/hal-04469651/file/Gigue%20a%20JIT%20Code%20Binary%20Generator%20for%20Hardware%20Testing.pdfTest
حقوق: info:eu-repo/semantics/OpenAccess
رقم الانضمام: edsbas.8A5CD8E3
قاعدة البيانات: BASE