دورية أكاديمية

Dual-Link Hierarchical Cluster-Based Interconnect Architecture for 3D Network on Chip

التفاصيل البيبلوغرافية
العنوان: Dual-Link Hierarchical Cluster-Based Interconnect Architecture for 3D Network on Chip
المؤلفون: Guang Sun, Yong Li, Yuanyuan Zhang, Shijun Lin, Li Su, Depeng Jin, Lieguang zeng
سنة النشر: 2010
المجموعة: Zenodo
مصطلحات موضوعية: Network on Chip (NoC), interconnect architecture, performance, area, Three Dimensional Integrate Circuit (3D IC)
الوصف: Network on Chip (NoC) has emerged as a promising on chip communication infrastructure. Three Dimensional Integrate Circuit (3D IC) provides small interconnection length between layers and the interconnect scalability in the third dimension, which can further improve the performance of NoC. Therefore, in this paper, a hierarchical cluster-based interconnect architecture is merged with the 3D IC. This interconnect architecture significantly reduces the number of long wires. Since this architecture only has approximately a quarter of routers in 3D mesh-based architecture, the average number of hops is smaller, which leads to lower latency and higher throughput. Moreover, smaller number of routers decreases the area overhead. Meanwhile, some dual links are inserted into the bottlenecks of communication to improve the performance of NoC. Simulation results demonstrate our theoretical analysis and show the advantages of our proposed architecture in latency, throughput and area, when compared with 3D mesh-based architecture.
نوع الوثيقة: article in journal/newspaper
اللغة: English
العلاقة: https://zenodo.org/communities/wasetTest; https://zenodo.org/record/1063136Test; https://doi.org/10.5281/zenodo.1063136Test; oai:zenodo.org:1063136
DOI: 10.5281/zenodo.1063136
الإتاحة: https://doi.org/10.5281/zenodo.1063136Test
https://doi.org/10.5281/zenodo.1063135Test
https://zenodo.org/record/1063136Test
حقوق: info:eu-repo/semantics/openAccess ; https://creativecommons.org/licenses/by/4.0/legalcodeTest
رقم الانضمام: edsbas.88BACD2E
قاعدة البيانات: BASE